all options
bianca  ]
[ Source: covered  ]

Package: covered (0.7.10-5)

Links for covered

Screenshot

Download Source Package covered:

Maintainers:

External Resources:

Similar packages:

Verilog code coverage analysis tool

Covered is a Verilog code coverage utility that reads in a Verilog design and a generated VCD/LXT dumpfile from that design and generates a coverage file that can be merged with other coverage files or used to create a coverage report. Covered also contains the GUI coverage report utility that reads in a coverage file to allow interactive coverage discovery. Areas of coverage measured by Covered are: line, toggle, memory, combinational logic, FSM state/state-transition and assertion coverage.

Other Packages Related to covered

  • depends
  • recommends
  • suggests
  • enhances

Download covered

Download for all available architectures
Architecture Package Size Installed Size Files
amd64 544.2 kB2,409.0 kB [list of files]
arm64 463.7 kB2,501.0 kB [list of files]