todas as opções
bianca  ]
[ Fonte: yosys  ]

Pacote: yosys-abc (0.52-2)

Links para yosys-abc

Screenshot

Baixe o pacote-fonte yosys:

Mantenedores(as):

Fontes externas:

Pacotes similares:

Sequential Logic Synthesis and Verification Algorithms

ABC is a system for synthesis and verification of binary sequential logic circuits appearing in synchronous hardware designs. It combines scalable logic optimization based on And-Inverter Graphs (AIGs), optimal-delay DAG-based technology mapping for look-up tables and standard cells, and innovative algorithms for sequential synthesis and verification.

This is a fork of berkeley-abc maintained by the YosysHQ team for use in the yosys RTL synthesis framework.

Outros pacotes relacionados a yosys-abc

  • depende
  • recomenda
  • sugere
  • melhora

Download de yosys-abc

Baixe para todas as arquiteturas disponíveis
Arquitetura Tamanho do pacote Tamanho instalado Arquivos
amd64 4,828.6 kB12,925.0 kB [lista de arquivos]
arm64 4,271.9 kB12,054.0 kB [lista de arquivos]